We i n vestigate the problem of permuting n data items on an EREW PRAM with p processors using little additional storage. We present a simple algorithm with run time O((n=p) logn) and an improved algorithm with run time O(n=p + l o g n log log(n=p)). Both algorithms require n additional global bits and O(1) local storage per processor. If pre x summation is supported at the instruction level, the run time of the improved algorithm is O(n=p). The algorithms can be used to rehash the address space of a PRAM emulation.
Introduction
Consider the task of permuting n data items on an EREW PRAM with p n processors according to a permutation given in the form of a constant-time \black-box" program.
The task is trivial if n additional (global or local) memory cells are available: The items are rst moved to the additional storage, with each processor handling O(n=p) items, and then written back in permuted order. We restrict attention to the case in which only O (1) additional memory cells per processor are available, but the positions holding the items can be marked as visited.
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An application of this problem is rehashing a hashed address space in a PRAM emulation. If both old and new hash functions are bijective maps of addresses to cells, then rehashing can be described as a permutation of the PRAM address space 1]. Examples are hash functions of the form (x) = ax mod m, w h e r e m is the size of the shared address space, and a is chosen relatively prime to m. While the complete address space gets rehashed, there is no additional global space available. Moreover, processors usually only have small local memories to store additional information. These considerations motivate our decision to allow only O(1) additional memory cells per processor.
The problem of permuting arrays has been investigated before, both in the setting of sequential computers and in the setting of PRAMs.
Knuth 2] describes a simple sequential algorithm that runs in time O(n 2 ) and needs only one bu er and a few counters. He also analyzes the average run time and shows it to be O(n log n). Melville 3] p r e s e n ts a time/space tradeo . If t additional bits are available, his algorithm runs in time O(n 2 =t). Fich, Munro and Poblete 4] give an algorithm with run time O(n log n) that needs only O((log n) 2 ) additional bits.
Aggarwal, Chandra and Snir describe an algorithm for the Block P R A M 5 ]. This is a PRAM where access to a block o f b consecutive cells in the shared memory takes time l + b (i.e., there is a start-up delay o f l, f o l l o wed by a unit delay f o r e a c h cell read). Their algorithm runs in time O(n=p) i f n = ( lp 1+ ), for some xed > 0. However, they assume the permutation to be known in advance 1 . Chin 7] improves their result for rational permutations, i.e., permutations that can be expressed as permutations on the bit positions if numbers are given in binary representation. Keller 1] gives an algorithm for linear permutations, i.e., permutations of the form (x) = ax mod 2 u , where a is odd. This algorithm runs in time O(n=p + l o g p) and requires O(log n) local memory cells per processor. All these parallel algorithms take a d v antage of some a priori knowledge of the permutation.
We consider the more general case in which the permutation is not xed and we h a ve n o knowledge of its structure. Our work can be summarized as follows: We follow an idea from the simple O(n)-time sequential algorithm 3] and mark as visited the original positions of items that have been moved. This idea leads to a simple algorithm that runs in time O((n=p) logn) and needs only constant space per processor. By breaking the algorithm into O(log log(n=p)) phases and re-distributing work to processors after each phase, we obtain an improved algorithm with run time O(n=p + l o g n log log(n=p)). The overhead comes from executing a pre x summation after each phase. If pre x instructions can be executed in constant time, the run time improves to O(n=p). By using a CRCW PRAM and faster load balancing strategies that do not rely on pre x summation, we obtain run times of O(n=p + l o g n log log(n=p)) (randomized) and O(n=p + (log log n) 3 log log(n=p)) 1 They do not state this, but otherwise they would need a preprocessing phase that includes the computation of switch positions in a Clos-Network 6], not to mention the space required to store this information. (deterministic). These algorithms, however, will be less practical.
The paper is organized as follows: We describe the simple algorithm in section 2 and analyze its complexity in section 3. In section 4 we s h o w h o w to improve the simple algorithm. Possible further improvements are discussed in section 5.
The Basic Algorithm
The standard sequential algorithm to permute n data items according to a permutation of the n positions holding the items works as We adapt the idea of marking visited positions and obtain a simple parallel algorithm for an EREW PRAM with p processors:
Without loss of generality assume that p divides n. W e partition the n positions in p blocks of size B = n=p. E a c h processor P takes care of one block o f B positions. P starts with an unvisited position x in its block and follows the cycle of that starts in x, m o ving the items encountered as it goes along, until it meets a position x 0 that is already marked as visited. P now searches for another unvisited position in its block and continues. It terminates when all items in its block h a ve been visited.
A processor can be in one of three states: either it is searching for an unvisited position in its block, or it is working on a cycle, or it is terminated. If a processor is \searching", it examines the positions in its block to test whether they have been visited. It continues until it nds an unvisited position x or unt i l i t r e a c hes the end of its block. In the rst case, it marks the position as visited, picks up the item stored there, changes its own state to \on cycle", and moves to (x). In the latter case, it changes its state to \terminated". Each processor maintains a pointer into its block t o k eep track o f how far it has searched so far. Hence, if it changes its state from \on cycle" to \searching" again, it does not have to start from the beginning of the block.
If a processor is \on cycle" and has reached position x, then its action depends on the state of x. If the position has not yet been visited, then the processor will pick up the item stored in x, m a r k x as visited, store in x the item it picked up in the previous iteration (or in the same iteration, if the processor just switched from \searching" to \on cycle"), and move to (x). If the position has already been visited, then the processor will store the previous item in x and change its state to \searching".
A processor may meet a visited position either because it reaches the end of the cycle (the position where it started in its own block) or because another processor started to work on the same cycle in this position. A position x therefore is inspected at most twice: Once by the processor assigned to its block, and once by a processor following the cycle containing x. In order to avoid an access con ict between these two cases, we split each iteration of the algorithm into two parts such that \searching" processors and processors \on cycle" proceed alternately.
The program for the basic algorithm is shown in gure 1. There, T denotes an upper bound on the maximum number of iterations we will compute such an upper bound in section 3. Each processor has local variables state, index, iptr and buffer. The variable state de nes the current state of the processor, index counts how far it has searched its block, iptr points to the currently visited position, and buffer is used to store data items temporarily. Global arrays are visited and item. T h e a r r a y visited contains the ags of all positions, and item stores the actual items.
An improvement in practical terms, omitted in the interest of clarity, w ould be to let even processors \on cycle" use the rst part of each iteration to continue the search in their blocks for unvisited positions.
Analysis
We will now analyze the run time and the memory requirements of the basic algorithm. The results are described in Theorem 1. It follows that i 0 (1 + 1=(2B)) ;i , f o r i = 1 2 : : : so that the number of iterations can be bounded by the smallest i with 0 (1 + 1=(2B)) ;i < 1. This relation can be transformed into i > log(2n)= log(1 + 1=(2B)). Since each iteration takes constant time, log(1 + 1=(2B)) = (1=B) and B = n=p, w e obtain a run time of O((n=p) l o g n).
The fact that log(1 + 1=(2B)) = (1=B) f o l l o ws from the mean value theorem: If f(x) = log(1 + x), then for 0 < x < 1, f 0 (x) = 1 =(ln 2(1 + x)) 1=(2 ln 2) and hence f(x) = f(x) ; f(0) (x ; 0)=(2 ln 2) = (x).
From the description of the algorithm, it is clear that it needs n global bits, and that O (1) local memory cells per processor are su cient.
4 An Improved Algorithm
The basic algorithm does not run in optimal time mainly because many processors could terminate early, causing the work load to be severely unbalanced. We improve the basic algorithm by breaking it into several phases and re-allocating processors to unvisited positions after each phase. The array of items is dynamically partitioned into active and passive blocks. In a passive block all positions have already been visited. Active blocks are split into smaller ones as the algorithm proceeds. In the beginning, the whole array forms one active block.
In phase i, f o r i = 1 2 : : : we form p active b l o c ks out of the remaining active blocks from the last phase. Then we execute q i = d(49=9)2 4;i n=pe iterations of the original algorithm.
We proceed until fewer than 3p unvisited positions remain. It is easy to see that at this point the remaining items can be collected and moved in time O(n=p + l o g n).
The improvements of the new algorithm are summarized in the following Theorem 2.
Theorem 2 The improved algorithm works in O(log log(n=p)) phases and runs in time O(n=p+log n log log(n=p)). Its storage requirements are n global bits and O(1) local memory cells per processor.
Corollary 1 The algorithm is optimal for p = O (n=(log n log log log n)).
We rst show h o w to partition r remaining blocks into p blocks of roughly equal sizes if p is not a multiple of r. Then we prove Theorem 2.
Partitioning blocks
At the beginning of each phase, we w ant to partition the r blocks that were still active b y the end of the previous phase into p new blocks. Suppose that each o f t h e r blocks is of size at most s. W e assume that r p=4 and that rs p. I f w e i g n o r e a n y rounding problems, we obtain rs=p as the new block size. Howeve r , w h e n w e implement t h e p e r m utation algorithm, we h a ve to cope with the fact that p may n o t b e a m ultiple of the number r of remaining blocks, and that s may not be a multiple of the number of new blocks to be formed out of an old block. Then the new block size will be larger than rs=p. Lemma 1 guarantees that the new block size will not be too large. Lemma 1 The partitioning described a b ove can be done in such a way that the maximum size of the new blocks is at most ds=bp=rce, which is less than (7=3) rs=p.
We prove Lemma 1 using the following simple fact.
Lemma 2 For any two integers u and v with 1 v u, u can be written as a sum of v integers, each of which is bu=vc or du=ve.
Proof of Lemma 1 : We apply Lemma 2 with u = p and v = r and see that we can split each remaining block i n to either bp=rc or dp=re new blocks. To nd the maximum size of the new blocks, we consider a block that is split into bp=rc new blocks. We apply Lemma 2 with u = s and v = bp=rc and see that the maximum size of a new block i s a t m o s t s 0 = du=ve = ds=bp=rce.
Using that p=r ; 1 < bp=rc and ds=ve < s = v + 1 , w e g e t s 0 < r s = (p ; r) + 1 . By the assumptions r p=4 a n d rs p, w e h a ve s 0 < (4=3) rs=p + 1 (4=3) rs=p + rs=p = (7=3) rs=p.
2
The In order to prove Theorem 2, we show that the block size shrinks very fast as the algorithm proceeds. This is formalized in Lemma 3.
Lemma 3 The phases take time P 1 i T d(49=9)2 4;i n=pe = O(n=p). The pre x summation takes time O(log p) = O(log n) per phase. Hence, the total run time is O(n=p + log n log log(n=p)).
The n global bits are required by the original algorithm. Local cells are needed to back u p one item during the permutation and to back u p a c o n s t a n t n umber of global memory cells during the parallel pre x summation. Hence O(1) local cells are su cient. 2 
Discussion
Some further improvements are possible. First, from the proof of Theorem 2, we can immediately derive the following Corollary 2. Improvements are also possible if a CRCW PRAM is used and the pre x summation is replaced by faster load balancing subroutines. Using the techniques from 11] for a randomized PRAM and from 12] for a deterministic PRAM, the run time of the algorithm can be reduced to O(n=p+log n log log(n=p)) and O(n=p+(loglogn) 3 log log(n=p)), respectively. H o wever, these improvements seem to be less practical because of larger constant factors in the advanced load balancing algorithms.
In our analysis, we h a ve distinguished between bits and memory cells. Bits are considered di erent, because implementing them often will not increase the storage used. In the representation of the items, there will often be an unused bit that can be used to encode the \visited" ags. Also, many memory subsystems today p r o vide each cell with additional bits that are used for parity, access control, etc. One of these probably could be used for implementing the ags.
The behaviour of our simple algorithm depends on the permutation . F or many permutations the behaviour should be much better than indicated by o u r ( w orst-case) bound of O((n=p) logn). We support this belief by simulation results. For n = 2 i , where 2 i 16, and p = bn= log nc, w e simulated the algorithm on 100 randomly chosen permutations.
The average and standard deviation of the number of iterations needed are shown in gure 2. The standard deviation is small, and the number of iterations is always smaller than -log n 3 log n. This hints at the average behaviour of the simple algorithm being much better than its worst behaviour. However, the average run time still needs to be analyzed.
